Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) (The MIT Press)

SystemVerilog for Design Second Edition: A Guide to Using SystemVerilog for Hardware Design and Modeling

In its updated second edition, this book has been extensively revised on a chapter by chapter basis. The book accurately reflects the syntax and semantic changes to the SystemVerilog language standard, making it an essential reference for systems professionals who need the latest version information. In addition, the second edition features a new chapter explaining the SystemVerilog "packages", a new appendix that summarizes the synthesis guidelines presented throughout the book, and all of the code examples have been updated to the final syntax and rerun using the latest version of the Synopsys, Mentor, and Cadance tools.

Similar Products

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology

Logic Design and Verification Using SystemVerilog (Revised)

Verilog HDL A Guide to Digital Design and Synthesis - Low Price Edition

Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them

Top WaffleMaker Reviews

SystemVerilog for Design Second Edition: A Guide to Using SystemVerilog for Hardware Design and Modeling;